



W39V040FA

512K × 8 CMOS FLASH MEMORY WITH FWH INTERFACE


1. GENERAL DESCRIPTION

The W39V040FA is a 4-megabit, 3.3-volt only CMOS flash memory organized as 512K × 8 bits. For flexible erase capability, the 4Mbits of data are divided into 8 uniform sectors of 64 Kbytes, which are composed of 16 smaller even pages with 4 Kbytes. The device can be programmed and erased in-system with a standard 3.3V power supply. A 12-volt VPP is not required. The unique cell architecture of the W39V040FA results in fast program/erase operations with extremely low current consumption. This device can operate at two modes, Programmer bus interface mode and FWH bus interface mode. As in the Programmer interface mode, it acts like the traditional flash but with a multiplexed address inputs. But in the FWH interface mode, this device complies with the Intel FWH specification. The device can also be programmed and erased using standard EPROM programmers.


2. FEATURES

- Single 3.3-volt operations:
 - 3.3-volt read
 - 3.3-volt erase
 - 3.3-volt program
- Fast Program operation:
 - Byte-by-Byte programming: 35 μS (typ.)
- Fast erase operation:
 - Chip erase 100 mS (max.)
 - Sector erase 25 mS (max.)
 - Page erase 25 mS (max.)
- Fast Read access time: Tkq 11 nS
- Endurance: 10K cycles (typ.)
- Twenty-year data retention
- 8 Even sectors with 64K bytes each, which is composed of 16 flexible pages with 4K bytes
- Any individual sector or page can be erased
- Hardware protection:
 - Optional 16K byte or 64K byte Top Boot Block with lockout protection
 - #TBL & #WP support the whole chip hardware protection
- Flexible 4K-page size can be used as Parameter Blocks
- Low power consumption
 - Active current: 12.5 mA (typ. for FWH mode)
- Automatic program and erase timing with internal VPP generation
- End of program or erase detection
 - Toggle bit
 - Data polling
- Latched address and data
- TTL compatible I/O
- Available packages: 32L PLCC, 32L STSOP, 40L TSOP (10 x 20 mm)

3. PIN CONFIGURATIONS



4. BLOCK DIAGRAM



5. PIN DESCRIPTION

SYM.	INTERFACE		PIN NAME
	PGM	FWH	
IC	*	*	Interface Mode Selection
#RESET	*	*	Reset
#INIT		*	Initialize
#TBL		*	Top Boot Block Lock
#WP		*	Write Protect
CLK		*	CLK Input
FGPI[4:0]		*	General Purpose Inputs
ID[3:0]		*	Identification Inputs They Are Internal Pull Down to Vss
FWH[3:0]		*	Address/Data Inputs
FWH4		*	FWH Cycle Initial
R/#C	*		Row/Column Select
A[10:0]	*		Address Inputs
DQ[7:0]	*		Data Inputs/Outputs
#OE	*		Output Enable
#WE	*		Write Enable
VDD	*	*	Power Supply
VSS	*	*	Ground
RSV	*	*	Reserved Pins
NC	*	*	No Connection



6. FUNCTIONAL DESCRIPTION

Interface Mode Selection and Description

This device can operate in two interface modes, one is Programmer interface mode, and the other is FWH interface mode. The IC pin of the device provides the control between these two interface modes. These interface modes need to be configured before power up or return from #RESET. When IC pin is set to high state, the device will be in the Programmer mode; while the IC pin is set to low state (or leaved no connection), it will be in the FWH mode. In Programmer mode, this device just behaves like traditional flash parts with 8 data lines. But the row and column address inputs are multiplexed. The row address are mapped to the higher internal address A[18:11]. And the column address are mapped to the lower internal address A[10:0]. For FWH mode, it complies with the FWH Interface Specification. Through the FWH[3:0] and FWH4 to communicate with the system chipset .

Read (Write) Mode

In Programmer interface mode, the read (write) operation of the W39V040FA is controlled by #OE (#WE). The #OE (#WE) is held low for the host to obtain (write) data from (to) the outputs (inputs). #OE is the output control and is used to gate data from the output pins. The data bus is in high impedance state when #OE is high. As for in the FWH interface mode, the read or write is determined by the "bit 0 & bit 1 of START CYCLE ". Refer to the FWH cycle definition and timing waveforms for further details.

Reset Operation

The #RESET input pin can be used in some application. When #RESET pin is at high state, the device is in normal operation mode. When #RESET pin is at low state, it will halt the device and all outputs will be at high impedance state. As the high state re-asserted to the #RESET pin, the device will return to read or standby mode, it depends on the control signals.

Boot Block Operation and Hardware Protection at Initial- #TBL & #WP

There are two alternatives to set the boot block. Either 16K-byte or 64K-byte in the top location of this device can be locked as boot block, which can be used to store boot codes. It is located in the last 16K/64K bytes of the memory with the address range from 7C000(hex)/70000(hex) to 7FFFF(hex).

See Command Codes for Boot Block Lockout Enable for the specific code. Once this feature is set the data for the designated block cannot be erased or programmed (programming lockout), other memory locations can be changed by the regular programming method.

Besides the software method, there is a hardware method to protect the top boot block and other sectors. Before power on programmer, tie the #TBL pin to low state and then the top boot block will not be programmed/erased. If #WP pin is tied to low state before power on, the other sectors will not be programmed/erased.

In order to detect whether the boot block feature is set on or not, users can perform software command sequence: enter the product identification mode (see Command Codes for Identification/Boot Block Lockout Detection for specific code), and then read from address 7FFF2(hex). If the DQ0/DQ1 output data is "1," the 64Kbytes/16Kbytes boot block programming lockout feature will be activated; if the DQ0/DQ1 output data is "0," the lockout feature will be inactivated and the boot block can be erased/programmed. But the hardware protection will override the software lock setting, i.e., while the #TBL pin is trapped at low state, the top boot block cannot be



programmed/erased whether the output data, DQ0/DQ1 at the address 7FFF2, is "0" or "1". The #TBL will lock the whole 64Kbytes top boot block, it will not partially lock the 16Kbytes boot block. You can check the DQ2/DQ3 at the address 7FFF2 to see whether the #TBL/#WP pin is in low or high state. If the DQ2 is "0", it means the #TBL pin is tied to high state. In such condition, whether boot block can be programmed/erased or not will depend on software setting. On the other hand, if the DQ2 is "1", it means the #TBL pin is tied to low state, then boot block is locked no matter how the software is set. Like the DQ2, the DQ3 inversely mirrors the #WP state. If the DQ3 is "0", it means the #WP pin is in high state, then all the sectors except the boot block can be programmed/erased. On the other hand, if the DQ3 is "1", then all the sectors except the boot block are programmed/erased inhibited.

To return to normal operation, perform a three-byte command sequence (or an alternate single-byte command) to exit the identification mode. For the specific code, see Command Codes for Identification/Boot Block Lockout Detection.

Chip Erase Operation

The chip-erase mode can be initiated by a six-byte command sequence. After the command loading cycle, the device enters the internal chip erase mode, which is automatically timed and will be completed within fast 100 mS (max). The host system is not required to provide any control or timing during this operation. If the boot block programming lockout is activated, only the data in the other memory sectors will be erased to FF(hex) while the data in the boot block will not be erased (remains as the same state before the chip erase operation). The entire memory array will be erased to FF(hex) by the chip erase operation if the boot block programming lockout feature is not activated. The device will automatically return to normal read mode after the erase operation completed. Data polling and/or Toggle Bits can be used to detect end of erase cycle.

Sector/Page Erase Command

Sector/page erase is a six bus cycles operation. There are two "unlock" write cycles, followed by writing the "set-up" command. Two more "unlock" write cycles then follows by the sector/page erase command. The sector/page address (any address location within the desired sector/page) is latched on the falling edge of #WE, while the command (30H/50H) is latched on the rising edge of #WE.

Sector/page erase does not require the user to program the device prior to erase. When erasing a sector/page or sectors/pages the remaining unselected sectors/pages are not affected. The system is not required to provide any controls or timings during these operations.

The automatic sector/page erase begins after the erase command is completed, right from the rising edge of the #WE pulse for the last sector/page erase command pulse and terminates when the data on DQ7, Data Polling, is "1" at which time the device returns to the read mode. Data Polling must be performed at an address within any of the sectors/pages being erased.

Refer to the Erase Command flow Chart using typical command strings and bus operations.

Program Operation

The W39V040FA is programmed on a byte-by-byte basis. Program operation can only change logical data "1" to logical data "0." The erase operation, which changed entire data in main memory and/or boot block from "0" to "1", is needed before programming.

The program operation is initiated by a 4-byte command cycle (see Command Codes for Byte Programming). The device will internally enter the program operation immediately after the byte-program command is entered. The internal program timer will automatically time-out (50 μ S max. - TBP) once it is completed and then return to normal read mode. Data polling and/or Toggle Bits can be used to detect end of program cycle.

Hardware Data Protection

The integrity of the data stored in the W39V040FA is also hardware protected in the following ways:

- (1) Noise/Glitch Protection: A #WE pulse of less than 15 nS in duration will not initiate a write cycle.
- (2) VDD Power Up/Down Detection: The programming and read operation are inhibited when VDD is less than 1.5V typical.
- (3) Write Inhibit Mode: Forcing #OE low or #WE high will inhibit the write operation. This prevents inadvertent writes during power-up or power-down periods.
- (4) VDD power-on delay: When VDD has reached its sense level, the device will automatically time-out 5 mS before any write (erase/program) operation.

Data Polling (DQ7)- Write Status Detection

The W39V040FA includes a data polling feature to indicate the end of a program or erase cycle. When the W39V040FA is in the internal program or erase cycle, any attempts to read DQ7 of the last byte loaded will receive the complement of the true data. Once the program or erase cycle is completed, DQ7 will show the true data. Note that DQ7 will show logical "0" during the erase cycle, and when erase cycle has been completed it becomes logical "1" or true data.

Toggle Bit (DQ6)- Write Status Detection

In addition to data polling, the W39V040FA provides another method for determining the end of a program cycle. During the internal program or erase cycle, any consecutive attempts to read DQ6 will produce alternating 0's and 1's. When the program or erase cycle is completed, this toggling between 0's and 1's will stop. The device is then ready for the next operation.

Register

There are three kinds of registers on this device, the General Purpose Input Registers, the Block Lock Control Registers and Product Identification Registers. Users can access these registers through respective address in the 4Gbytes memory map. There are detail descriptions in the sections below.

General Purpose Inputs Register

This register reads the FGPI[4:0] pins on the W39V040FA. This is a pass-through register which can read via memory address FFBC0100(hex). Since it is pass-through register, there is no default value.

GPI Register Table

BIT	FUNCTION
7 – 5	Reserved
4	Read FGPI4 pin status
3	Read FGPI3 pin status
2	Read FGPI2 pin status
1	Read FGPI1 pin status
0	Read FGPI0 pin status

Block Locking Registers

This part provides 8 even 64Kbytes blocks, and each block can be locked by register control. These control registers can be set or clear through memory address. Below is the detail description.

Block Locking Registers type and access memory map Table

REGISTERS	REGISTERS TYPE	CONTROL BLOCK	DEVICE PHYSICAL ADDRESS	4GBYTES SYSTEM MEMORY ADDRESS
BLR7	R/W	7	7FFFFh – 70000h	FFBF0002h
BLR6	R/W	6	6FFFFh – 60000h	FFBE0002h
BLR5	R/W	5	5FFFFh – 50000h	FFBD0002h
BLR4	R/W	4	4FFFFh – 40000h	FFBC0002h
BLR3	R/W	3	3FFFFh – 30000h	FFBB0002h
BLR2	R/W	2	2FFFFh – 20000h	FFBA0002h
BLR1	R/W	1	1FFFFh – 10000h	FFB90002h
BLR0	R/W	0	0FFFFh – 00000h	FFB80002h

Block Locking Register Bits Function Table

BIT	FUNCTION
7 – 3	Reserved
2	Read Lock 1: Prohibit to read in the block where set 0: Normal read operation in the block where clear. This is default state.
1	Lock Down 1: Prohibit further to set or clear the Read Lock or Write Lock bits. This Lock Down Bit can only be set not clear. Only the device is reset or re-powered, the Lock Down Bit is cleared. 0: Normal operation for Read Lock or Write Lock. This is the default state.
0	Write Lock 1: Prohibited to write in the block where set. This is default state. 0: Normal programming/erase operation in the block where clear.

Register Based Block Locking Value Definitions Table

BIT [7:3]	BIT 2	BIT 1	BIT 0	RESULT
00000	0	0	0	Full Access.
00000	0	0	1	Write Lock. Default State.
00000	0	1	0	Locked Open (Full Access, Lock Down).
00000	0	1	1	Write Locked, Locked Down.
00000	1	0	0	Read Locked.
00000	1	0	1	Read & Write Locked.
00000	1	1	0	Read Locked, Locked Down.
00000	1	1	1	Read & Write Locked, Locked Down.



Read Lock

Any attempt to read the data of read locked block will result in "00." The default state of any block is unlocked upon power up. User can clear or set the write lock bit anytime as long as the lock down bit is not set.

Write Lock

This is the default state of blocks upon power up. Before any program or erase to the specified block, user should clear the write lock bit first. User can clear or set the write lock bit anytime as long as the lock down bit is not set. The write lock function is in conjunction with the hardware protect pins, #WP & TBL. When hardware protect pins are enabled, it will override the register block locking functions and write lock the blocks no matter how the status of the register bits. Reading the register bit will not reflect the status of the #WP or #TBL pins.

Lock Down

The default state of lock down bit for any block is unlocked. This bit can be set only once; any further attempt to set or clear is ignored. Only the reset from #RESET or #INIT can clear the lock down bit. Once the lock down bit is set for a block, then the write lock bit & read lock bit of that block will not be set or cleared, and keep its current state.

Product Identification Registers

In the FWH interface mode, a read from FFBC, 0000(hex) can output the manufacturer code, DA(hex). A read from FFBC, 0001(hex) can output the device code 34(hex).

There is an alternative software method (six commands bytes) to read out the Product Identification in both the Programmer interface mode and the FWH interface mode. Thus, the programming equipment can automatically matches the device with its proper erase and programming algorithms.

In the software access mode, a six-byte (or JEDEC 3-byte) command sequence can be used to access the product ID for programmer interface mode. A read from address 0000(hex) outputs the manufacturer code, DA(hex). A read from address 0001(hex) outputs the device code, 34(hex)." The product ID operation can be terminated by a three-byte command sequence or an alternate one-byte command sequence (see Command Definition table for detail).

Table of Operating Mode

Operating Mode Selection - Programmer Mode

MODE	PINS				
	#OE	#WE	#RESET	ADDRESS	DQ.
Read	V _{IL}	V _{IH}	V _{IH}	AIN	Dout
Write	V _{IH}	V _{IL}	V _{IH}	AIN	Din
Standby	X	X	V _{IL}	X	High Z
Write Inhibit	V _{IL}	X	V _{IH}	X	High Z/DOUT
	X	V _{IH}	V _{IH}	X	High Z/DOUT
Output Disable	V _{IH}	X	V _{IH}	X	High Z

Operating Mode Selection - FWH Mode

Operation modes in FWH interface mode are determined by "START Cycle" when it is selected. When it is not selected, its outputs (FWH[3:0]) will be disable. Please reference to the "FWH Cycle Definition".

Table of Command Definition

COMMAND DESCRIPTION	NO. OF Cycles (1)	1ST CYCLE	2ND CYCLE	3RD CYCLE	4TH CYCLE	5TH CYCLE	6TH CYCLE
		Addr. Data	Addr. Data	Addr. Data	Addr. Data	Addr. Data	Addr. Data
Read	1	A _{IN} D _{OUT}					
Chip Erase	6	5555 AA	2AAA 55	5555 80	5555 AA	2AAA 55	5555 10
Sector Erase	6	5555 AA	2AAA 55	5555 80	5555 AA	2AAA 55	SA ⁽⁵⁾ 30
Page Erase	6	5555 AA	2AAA 55	5555 80	5555 AA	2AAA 55	PA ⁽⁶⁾ 50
Byte Program	4	5555 AA	2AAA 55	5555 A0	A _{IN} D _{IN}		
Top Boot Block Lockout – 64K/16KByte	6	5555 AA	2AAA 55	5555 80	5555 AA	2AAA 55	5555 40/70
Product ID Entry	3	5555 AA	2AAA 55	5555 90			
Product ID Exit ⁽⁴⁾	3	5555 AA	2AAA 55	5555 F0			
Product ID Exit ⁽⁴⁾	1	XXXX F0					

Notes:

1. The cycle means the write command cycle not the FWH clock cycle.
2. The Column Address / Row Address are mapped to the Low / High order Internal Address. i.e. Column Address A[10:0] are mapped to the internal A[10:0], Row Address A[7:0] are mapped to the internal A[18:11]
3. Address Format: A14–A0 (Hex); Data Format: DQ7–DQ0 (Hex)
4. Either one of the two Product ID Exit commands can be used.
5. SA: Sector Address

SA = 7XXXXh for Unique Sector7 (Boot Sector)	SA = 3XXXXh for Unique Sector3
SA = 6XXXXh for Unique Sector6	SA = 2XXXXh for Unique Sector2
SA = 5XXXXh for Unique Sector5	SA = 1XXXXh for Unique Sector1
SA = 4XXXXh for Unique Sector4	SA = 0XXXXh for Unique Sector0


6. PA : Page Address

PA = 7FXXXh for Page 15 in Sector 7	PA = 6FXXXh to 60XXXh for Page 15 to Page 0 In Sector 6 (Reference to the first column)	PA = 5FXXXh to 50XXXh for Page 15 to Page 0 In Sector 5 (Reference to the first column)	PA = 4FXXXh to 40XXXh for Page 15 to Page 0 In Sector 4 (Reference to the first column)	PA = 3FXXXh to 30XXXh for Page 15 to Page 0 In Sector 3 (Reference to the first column)	PA = 2FXXXh to 20XXXh for Page 15 to Page 0 In Sector 2 (Reference to the first column)	PA = 1FXXXh to 10XXXh for Page 15 to Page 0 In Sector 1 (Reference to the first column)	PA = 0FXXXh to 00XXXh for Page 15 to Page 0 In Sector 0 (Reference to the first column)
PA = 7EXXXh for Page 14 in Sector 7							
PA = 7DXXXh for Page 13 in Sector 7							
PA = 7CXXXh for Page 12 in Sector 7							
PA = 7BXXXh for Page 11 in Sector 7							
PA = 7AXXXh for Page 10 in Sector 7							
PA = 79XXXh for Page 9 in Sector 7							
PA = 78XXXh for Page 8 in Sector 7							
PA = 77XXXh for Page 7 in Sector 7							
PA = 76XXXh for Page 6 in Sector 7							
PA = 75XXXh for Page 5 in Sector 7							
PA = 74XXXh for Page 4 in Sector 7							
PA = 73XXXh for Page 3 in Sector 7							
PA = 72XXXh for Page 2 in Sector 7							
PA = 71XXXh for Page 1 in Sector 7							
PA = 70XXXh for Page 0 in Sector 7							


FWH Cycle Definition

FIELD	NO. OF CLOCKS	DESCRIPTION
START	1	"1101b" indicates FWH Memory Read cycle; while "1110b" indicates FWH Memory Write cycle. 0000b" appears on FWH bus to indicate the initial
IDSEL	1	This one clock field indicates which FWH component is being selected.
MSIZE	1	Memory Size. There is always show "0000b" for single byte access.
TAR	2	Turned Around Time
ADDR	7	Address Phase for Memory Cycle. FWH supports the 28 bits address protocol. The addresses transfer most significant nibble first and least significant nibble last. (i.e. Address[27:24] on FWH[3:0] first, and Address[3:0] on FWH[3:0] last.)
SYNC	N	Synchronous to add wait state. "0000b" means Ready, "0101b" means Short Wait, "0110b" means Long Wait, "1001b" for DMA only, "1010b" means error, and other values are reserved.
DATA	2	Data Phase for Memory Cycle. The data transfer least significant nibble first and most significant nibble last. (i.e. DQ[3:0] on FWH[3:0] first, then DQ[7:4] on FWH[3:0] last.)


Embedded Programming Algorithm



Program Command Sequence (Address/Command):




Embedded Erase Algorithm




Chip Erase Command Sequence

(Address/Command):




Individual Sector Erase Command Sequence

(Address/Command):




Individual Page Erase Command Sequence


(Address/Command):




Embedded #Data Polling Algorithm



Embedded Toggle Bit Algorithm



Software Product Identification and Boot Block Lockout Detection Acquisition Flow



Notes for software product identification/boot block lockout detection:


- (1) Data Format: DQ7 – DQ0 (Hex); Address Format: A14 – A0 (Hex)
- (2) A1 – A18 = V_{IL}; manufacture code is read for A0 = V_{IL}; device code is read for A0 = V_{IH}.
- (3) The device does not remain in identification and boot block lockout detection mode if power down.
- (4) The DQ[3:0] to indicate the sectors protect status as below:

	DQ0	DQ1	DQ2	DQ3
0	64K Boot Block Unlocked by Software	16Kbytes Boot Block Unlocked by Software	64Kbytes Boot Block Unlocked by #TBL hardware trapping	Whole Chip Unlocked by #WP hardware trapping Except Boot Block
1	64K Boot Block Locked by Software	16Kbytes Boot Block Locked by Software	64Kbytes Boot Block Locked by #TBL hardware trapping	Whole Chip Locked by #WP hardware trapping Except Boot Block

- (5) The device returns to standard operation mode.
- (6) Optional 1-write cycle (write F0 (hex.) at XXXX address) can be used to exit the product identification/boot block lockout detection.



Boot Block Lockout Enable Acquisition Flow



7. DC CHARACTERISTICS

Absolute Maximum Ratings

PARAMETER	RATING	UNIT
Power Supply Voltage to Vss Potential	-0.5 to +4.6	V
Operating Temperature	0 to +70	°C
Storage Temperature	-65 to +150	°C
D.C. Voltage on Any Pin to Ground Potential	-0.5 to VDD +0.5	V
Transient Voltage (<20 nS) on Any Pin to Ground Potential	-1.0 to VDD +0.5	V

Note: Exposure to conditions beyond those listed under Absolute Maximum Ratings May adversely affect the life and reliability of the device.

Programmer interface Mode DC Operating Characteristics

(VDD = 3.3V ±0.3V, VSS = 0V, TA = 0 to 70° C)

PARAMETER	SYM.	TEST CONDITIONS	LIMITS			UNIT
			MIN.	TYP.	MAX.	
Power Supply Current	ICC	In Read or Write mode, all DQs open Address inputs = 3.0V/0V, at f = 3 MHz	-	10	20	mA
Input Leakage Current	ILI	VIN = VSS to VDD	-	-	90	μA
Output Leakage Current	ILO	VOUT = VSS to VDD	-	-	90	μA
Input Low Voltage	VIL	-	-0.5	-	0.8	V
Input High Voltage	VIH	-	2.0	-	VDD +0.5	V
Output Low Voltage	VOL	IOL = 2.1 mA	-	-	0.45	V
Output High Voltage	VOH	IOH = -0.1mA	2.4	-	-	V

FWH interface Mode DC Operating Characteristics

(V_{DD} = 3.3V ± 0.3V, V_{SS} = 0V, T_A = 0 to 70° C)

PARAMETER	SYM.	TEST CONDITIONS	LIMITS			UNIT
			MIN.	TYP.	MAX.	
Power Supply Current	I _{CC}	All I _{out} = 0A, CLK = 33 MHz, in FWH mode operation.	-	12.5	20	mA
Standby Current 1	I _{sb1}	FWH4 = 0.9 V _{DD} , CLK = 33 MHz, all inputs = 0.9 V _{DD} / 0.1 V _{DD} no internal operation	-	5	25	uA
Standby Current 2	I _{sb2}	FWH4 = 0.1 V _{DD} , CLK = 33 MHz, all inputs = 0.9 V _{DD} / 0.1 V _{DD} no internal operation.	-	3	10	mA
Input Low Voltage	V _{IL}	-	-0.5	-	0.3 V _{DD}	V
Input Low Voltage of #INIT	V _{ILI}	-	-0.5	-	0.2 V _{DD}	V
Input High Voltage	V _{IH}	-	0.5 V _{DD}	-	V _{DD} + 0.5	V
Input High Voltage of #INIT Pin	V _{IH1}	-	1.35 V	-	V _{DD} + 0.5	V
Output Low Voltage	V _{OL}	I _{OL} = 1.5 mA	-	-	0.1 V _{DD}	V
Output High Voltage	V _{OH}	I _{OH} = -0.5 mA	0.9 V _{DD}	-	-	V

Power-up Timing

PARAMETER	SYMBOL	TYPICAL	UNIT
Power-up to Read Operation	TPU. READ	100	μS
Power-up to Write Operation	TPU. WRITE	5	mS

Capacitance

(V_{DD} = 3.3V, T_A = 25° C, f = 1 MHz)


PARAMETER	SYMBOL	CONDITIONS	MAX.	UNIT
I/O Pin Capacitance	C _{I/O}	V _{I/O} = 0V	12	pF
Input Capacitance	C _{IN}	V _{IN} = 0V	6	pF

8. PROGRAMMER INTERFACE MODE AC CHARACTERISTICS

AC Test Conditions

PARAMETER	CONDITIONS
Input Pulse Levels	0V to 0.9 V _{DD}
Input Rise/Fall Time	< 5 nS
Input/Output Timing Level	1.5V/1.5V
Output Load	1 TTL Gate and C _L = 30 pF

AC Test Load and Waveform



Programmer Interface Mode AC Characteristics, continued

Read Cycle Timing Parameters

(V_{DD} = 3.3V ± 0.3V, V_{SS} = 0V, T_A = 0 to 70° C)

PARAMETER	SYMBOL	W39V040FA		UNIT
		MIN.	MAX.	
Read Cycle Time	TRC	300	-	nS
Row / Column Address Set Up Time	TAS	50	-	nS
Row / Column Address Hold Time	TAH	50	-	nS
Address Access Time	TAA	-	150	nS
Output Enable Access Time	TOE	-	75	nS
#OE Low to Active Output	TOLZ	0	-	nS
#OE High to High-Z Output	TOHZ	-	35	nS
Output Hold from Address Change	TOH	0	-	nS

Write Cycle Timing Parameters

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Reset Time	TRST	1	-	-	μS
Address Setup Time	TAS	50	-	-	nS
Address Hold Time	TAH	50	-	-	nS
R/#C to Write Enable High Time	TCWH	50	-	-	nS
#WE Pulse Width	TWP	100	-	-	nS
#WE High Width	TWPH	100	-	-	nS
Data Setup Time	TDS	50	-	-	nS
Data Hold Time	TDH	50	-	-	nS
#OE Hold Time	TOEH	0	-	-	nS
Byte programming Time	TBP	-	35	50	μS
Sector/Page Erase Cycle Time	TPEC	-	20	25	mS
Chip Erase Cycle Time	TEC	-	75	100	mS

Note: All AC timing signals observe the following guidelines for determining setup and hold times:

(a) High level signal's reference level is input high and (b) low level signal's reference level is input low.


Ref. to the AC testing condition.

Data Polling and Toggle Bit Timing Parameters


PARAMETER	SYMBOL	W39V040FA		UNIT
		MIN.	MAX.	
#OE to Data Polling Output Delay	TOEP	-	40	nS
#OE to Toggle Bit Output Delay	TOET	-	40	nS

9. TIMING WAVEFORMS FOR PROGRAMMER INTERFACE MODE

Read Cycle Timing Diagram




Write Cycle Timing Diagram




Timing Waveforms for Programmer Interface Mode, continued

Program Cycle Timing Diagram




#DATA Polling Timing Diagram




Timing Waveforms for Programmer Interface Mode, continued

Toggle Bit Timing Diagram




Boot Block Lockout Enable Timing Diagram




Timing Waveforms for Programmer Interface Mode, continued

Chip Erase Timing Diagram



Note: The internal address A[18:0] are converted from external Column/Row address
Column/Row Address are mapped to the Low/High order internal address
i.e. Column Address A[10:0] are mapped to the internal A[10:0],
Row Address A[7:0] are mapped to the internal A[18:11].

Sector/Page Erase Timing Diagram



Note: The internal address A[18:0] are converted from external Column/Row address
Column/Row Address are mapped to the Low/High order internal address
i.e. Column Address A[10:0] are mapped to the internal A[10:0],
Row Address A[7:0] are mapped to the internal A[18:11].
SA = Sector Address and PA = Page Address, Please ref. to the "Table of Command Definition"

10. FWH INTERFACE MODE AC CHARACTERISTICS

AC Test Conditions

PARAMETER	CONDITIONS
Input Pulse Levels	0.6 V _{DD} to 0.2 V _{DD}
Input Rise/Fall Slew Rate	1 V/nS
Input/Output Timing Level	0.4V _{DD} / 0.4V _{DD}
Output Load	1 TTL Gate and C _L = 10 pF

Read/Write Cycle Timing Parameters

(V_{DD} = 3.3V ± 0.3V, V_{SS} = 0V, T_A = 0 to 70° C)

PARAMETER	SYMBOL	W39V040FA		UNIT
		MIN.	MAX.	
Clock Cycle Time	TCYC	30	-	nS
Input Set Up Time	TSU	7	-	nS
Input Hold Time	THD	0	-	nS
Clock to Data Valid	TKQ	2	11	nS

Note: Minimum and Maximum time has different loads. Please refer to PCI specification.

Reset Timing Parameters

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
V _{DD} stable to Reset Active	T _{PRST}	1	-	-	mS
Clock Stable to Reset Active	T _{KRST}	100	-	-	μS
Reset Pulse Width	T _{RSTP}	100	-	-	nS
Reset Active to Output Float	T _{RSTF}	-	-	50	nS
Reset Inactive to Input Active	T _{RST}	10	-	-	μS


Note: All AC timing signals observe the following guidelines for determining setup and hold times:

(a) High level signal's reference level is input high and (b) low level signal's reference level is input low.


Ref. to the AC testing condition.

11. TIMING WAVEFORMS FOR FWH INTERFACE MODE

Read Cycle Timing Diagram




Write Cycle Timing Diagram




Timing Waveforms, for FWH Interface Mode, continued

Program Cycle Timing Diagram




Timing Waveforms for FWH Interface Mode, continued

#DATA Polling Timing Diagram




Timing Waveforms for FWH Interface Mode, continued

Toggle Bit Timing Diagram




Timing Waveforms for FWH Interface Mode, continued

Boot Block Lockout Enable Timing Diagram




Timing Waveforms for FWH Interface Mode, continued

Chip Erase Timing Diagram




Timing Waveforms for FWH Interface Mode, continued

Sector Erase Timing Diagram




Timing Waveforms for FWH Interface Mode, continued

Page Erase Timing Diagram




Timing Waveforms for FWH Interface Mode, continued

FGPI Register/Product ID Readout Timing Diagram



Reset Timing Diagram





12. ORDERING INFORMATION

PART NO.	ACCESS TIME (nS)	POWER SUPPLY CURRENT MAX. (mA)	STANDBY VDD CURRENT MAX. (mA)	PACKAGE
W39V040FAP	11	20	10	32L PLCC
W39V040FAQ	11	20	10	32L STSOP
W39V040FAT	11	20	10	40L TSOP

Notes:

1. Winbond reserves the right to make changes to its products without prior notice.
2. Purchasers are responsible for performing appropriate quality assurance testing on products intended for use in applications where personal injury might occur as a consequence of product failure.

13. HOW TO READ THE TOP MARKING

Example: The top marking of 32-pin STSOP W39V040FAQ



1st line: Winbond logo

2nd line: the part number: W39V040FAQ

3rd line: the lot number

4th line: the tracking code: 149 O B SA

149: Packages made in '01, week 49


O: Assembly house ID: A means ASE, O means OSE, ...etc.

B: IC revision; A means version A, B means version B, ...etc.


SA: Process code

14. PACKAGE DIMENSIONS

32L PLCC




32L STSOP



Package Dimensions, continued

40L TSOP (10 mm x 20 mm)





15. VERSION HISTORY

VERSION	DATE	PAGE	DESCRIPTION
A1	June 19, 2002	-	Initial Issued
A2	Dec. 19, 2002	23	Delete AC Test Load and Waveform.
			Add a note below Read/Write Cycle Timing Parameter
		15	Modify PGM mode power supply current (Icc) parameter from 20 mA (typ.) to 10 mA (typ.) and 30 mA (max.) to 20 mA (max.)
		1, 16, 33	Modify FWH mode power supply current (Icc) parameter from 40 mA (typ.) to 12.5 mA (typ.) and 60 mA (max.) to 20 mA (max.)
		16	Modify Standby current (Isb1) parameter from 20 μ A (typ.) to 5 μ A (typ.) and 100 μ A (max.) to 25 μ A (max.)



Headquarters

No. 4, Creation Rd. III,
Science-Based Industrial Park,
Hsinchu, Taiwan
TEL: 886-3-5770066
FAX: 886-3-5665577
<http://www.winbond.com.tw/>

Taipei Office

9F, No.480, Rueiguang Rd.,
Neihu District, Taipei, 114,
Taiwan, R.O.C.
TEL: 886-2-8177-7168
FAX: 886-2-8751-3579

Winbond Electronics Corporation America

2727 North First Street, San Jose,
CA 95134, U.S.A.
TEL: 1-408-9436666
FAX: 1-408-5441798

Winbond Electronics Corporation Japan

7F Daini-ueno BLDG, 3-7-18
Shinyokohama Kohoku-ku,
Yokohama, 222-0033
TEL: 81-45-4781881
FAX: 81-45-4781800

Winbond Electronics (Shanghai) Ltd.

27F, 2299 Yan An W. Rd. Shanghai,
200336 China
TEL: 86-21-62365999
FAX: 86-21-62365998

Winbond Electronics (H.K.) Ltd.

Unit 9-15, 22F, Millennium City,
No. 378 Kwun Tong Rd.,
Kowloon, Hong Kong
TEL: 852-27513100
FAX: 852-27552064

*Please note that all data and specifications are subject to change without notice.
All the trade marks of products and companies mentioned in this data sheet belong to their respective owners.*